repositories Search Results · repo:NYU-MLDA/RTL_dataset language:Verilog

Filter by

• • Code... (...)results
  • Issues
    results
  • Pull requests
    results
  • Discussions
    results
  • Commits
    results
  • Packages
    results
  • Wikis
    results

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Code... (...)

0 files

 (63 ms)

0 files

inNYU-MLDA/RTL_dataset (press backspace or delete to remove)

Sort by: Best match

Filter

NYU-MLDA/RTL_dataset

Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys

labeled-data

logic-synthesis

electronics-design

electronics-design-automation

• Verilog
·
• 2
·
• Updated
  on Feb 28, 2024

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! 

Press the

/

key to activate the search input again and adjust your query.