You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: rel-24.2/ed-demo-list/ed-list/index.html
+24-24Lines changed: 24 additions & 24 deletions
Original file line number
Diff line number
Diff line change
@@ -1878,89 +1878,89 @@ <h1 id="example-designs"><strong>Example Designs</strong><a class="headerlink" h
1878
1878
<tbody>
1879
1879
<tr>
1880
1880
<tdalign="center">Golden System Reference Design (GSRD)</td>
1881
-
<tdalign="center">Agilex™ 5</td>
1881
+
<tdalign="center">Agilex 5</td>
1882
1882
<tdalign="center">Embedded</td>
1883
-
<tdalign="left">* Agilex™ 5 E-Series Premium Development Kit</br> * Agilex™ 5 E-Series Modular Development Kit</td>
1883
+
<tdalign="left">* Agilex 5 E-Series Premium Development Kit</br> * Agilex 5 E-Series Modular Development Kit</td>
1884
1884
<tdalign="left">Provides instructions on how to test a basic HPS example with software on the development kit</td>
1885
1885
<tdalign="left">* <ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/">Agilex 5 E-Series Premium Development Kit GSRD User Guide</a></br>* <ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/">Agilex 5 E-Series Modular Development Kit GSRD User Guide</a></td>
1886
1886
</tr>
1887
1887
<tr>
1888
1888
<tdalign="center">Golden System Reference Design (GSRD)</td>
<tdalign="left">Provides instructions on how to exercise several use cases in which HPS software is running on the Intel Simics simulator using virtual platforms</td>
1893
-
<tdalign="left">* <ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/">Agilex™ 5 Intel Simics Virtual Platform Example User Guide - Linux GSRD</a></br>*<ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/">Agilex™ 5 Intel Simics Virtual Platform Example User Guide - Zephyr GSRD</a></td>
1893
+
<tdalign="left">* <ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/">Agilex 5 Intel Simics Virtual Platform Example User Guide - Linux GSRD</a></br>*<ahref="https://altera-fpga.github.io/rel-24.2/embedded-designs/agilex-5/common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/">Agilex 5 Intel Simics Virtual Platform Example User Guide - Zephyr GSRD</a></td>
Copy file name to clipboardExpand all lines: rel-24.2/linux-dfl/ptp_dfl_tod/ptp_dfl_tod/index.html
+2-2Lines changed: 2 additions & 2 deletions
Original file line number
Diff line number
Diff line change
@@ -1930,7 +1930,7 @@
1930
1930
1931
1931
1932
1932
<h1id="ethernet-ieee-1588-time-of-day-clock-fpga-ip-driver-for-host-attach"><strong>Ethernet IEEE 1588 Time of Day Clock FPGA IP Driver for Host Attach</strong><aclass="headerlink" href="#ethernet-ieee-1588-time-of-day-clock-fpga-ip-driver-for-host-attach" title="Permanent link">¶</a></h1>
<p>This page provides an overview of the Time-of-day driver for the Time of Day Clock FPGA IP that is used in the 1588PTP Design examples. The Time of Day Clock FPGA IP is exposed as PTP Hardware Clock (PHC) device to the Linux PTP stack to synchronize the system clock to its ToD information using phc2sys utility of the Linux PTP stack.</p>
@@ -1970,7 +1970,7 @@ <h2 id="notices-disclaimers">Notices & Disclaimers<a class="headerlink" href
0 commit comments