Skip to content

Commit f35e0d4

Browse files
authored
Add Verilog support (#67)
* added verilog language repo * update changelog
1 parent 3139273 commit f35e0d4

File tree

3 files changed

+11
-1
lines changed

3 files changed

+11
-1
lines changed

.gitmodules

Lines changed: 7 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -186,7 +186,7 @@
186186
url = https://github.com/LumaKernel/tree-sitter-prisma
187187
branch = master
188188
update = none
189-
ignore = dirty
189+
ignore = dirty
190190
[submodule "repos/haskell"]
191191
path = repos/haskell
192192
url = https://github.com/tree-sitter/tree-sitter-haskell
@@ -199,3 +199,9 @@
199199
branch = main
200200
update = none
201201
ignore = dirty
202+
[submodule "repos/verilog"]
203+
path = repos/verilog
204+
url = https://github.com/tree-sitter/tree-sitter-verilog.git
205+
branch = master
206+
update = none
207+
ignore = dirty

CHANGELOG.md

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22

33
## Unreleased
44

5+
## 0.11.4 - 22-03-10
6+
- Added `verilog` grammar.
7+
58
## 0.11.3 - 2022-02-12
69
- Added `zig` grammar.
710

repos/verilog

Submodule verilog added at 6fae741

0 commit comments

Comments
 (0)