Skip to content

Commit 0b77a97

Browse files
committed
[BUFIX]: Fix bad connection in UART2WB example and COM port
1 parent 5db1331 commit 0b77a97

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

examples/uart2wb/sw/wishbone.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ def close(self):
4444
if __name__ == '__main__':
4545
print("Test of access to CSR (control status registers) via UART2WBM module...")
4646
print("=======================================================================")
47-
wb = wishbone("COM4")
47+
wb = wishbone("COM1")
4848

4949
print("\nREAD from 0x0:")
5050
rd = wb.read(0x0)

examples/uart2wb/uart2wb_fpga_cyc1000.vhd

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -68,10 +68,10 @@ begin
6868
WB_STB => wb_stb,
6969
WB_WE => wb_we,
7070
WB_ADDR => wb_addr,
71-
WB_DOUT => wb_dout,
71+
WB_DOUT => wb_din,
7272
WB_STALL => wb_stall,
7373
WB_ACK => wb_ack,
74-
WB_DIN => wb_din
74+
WB_DIN => wb_dout
7575
);
7676

7777
debug_reg_sel <= '1' when (wb_addr = X"0004") else '0';

0 commit comments

Comments
 (0)