Skip to content

Commit 618b874

Browse files
authored
[RISCV] Add OperandType to tsimm5 used by Xsfvcp. (#171964)
1 parent 63ea393 commit 618b874

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoXSf.td

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -37,7 +37,7 @@ def payload1 : PayloadOp<1>;
3737
def payload2 : PayloadOp<2>;
3838
def payload5 : PayloadOp<5>;
3939

40-
def tsimm5 : Operand<XLenVT>, TImmLeaf<XLenVT, [{return isInt<5>(Imm);}]> {
40+
def tsimm5 : RISCVOp, TImmLeaf<XLenVT, [{return isInt<5>(Imm);}]> {
4141
let ParserMatchClass = SImmAsmOperand<5>;
4242
let EncoderMethod = "getImmOpValue";
4343
let DecoderMethod = "decodeSImmOperand<5>";
@@ -47,6 +47,7 @@ def tsimm5 : Operand<XLenVT>, TImmLeaf<XLenVT, [{return isInt<5>(Imm);}]> {
4747
return isInt<5>(Imm);
4848
return MCOp.isBareSymbolRef();
4949
}];
50+
let OperandType = "OPERAND_SIMM5";
5051
}
5152

5253
class SwapVCIXIns<dag funct6, dag rd, dag rs2, dag rs1, bit swap> {

0 commit comments

Comments
 (0)