generated from TinyTapeout/tt07-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 28
Open
Labels
PCBPrinted Circuit Board to adapt new QFN chips to old DIP40Printed Circuit Board to adapt new QFN chips to old DIP40enhancementNew feature or requestNew feature or request
Description
Hi,
Playing around with this a bit, am thinking of doing something like this:
The idea is to be as transparent and true as possible, so I'm taking the input clock and multiplying it by 4 to do the multiplexing.
Initial floorplanning says I might, just might, be able to fit this on a 40 pin DIP that would slot right into place (assuming I get to populate the ASIC top side and the rest underneath).
The MCU is there to setup the project through the TT MUX, and manage timing/latches and such, but would not interfere with anything.
It's still prelim and messy but this look like it would make sense to you?
rejunity
Metadata
Metadata
Assignees
Labels
PCBPrinted Circuit Board to adapt new QFN chips to old DIP40Printed Circuit Board to adapt new QFN chips to old DIP40enhancementNew feature or requestNew feature or request