Skip to content
Greg Kasprowicz edited this page Oct 18, 2019 · 13 revisions

Initial spec for Phaser

  • 2 channels of 1GSPs 14-bit parallel DAC (probably the same DAC as Shuttler)
  • Same DAC AFE as Urukul
  • 2 channels of 5MSPS ADC, using a 2-channel version of Sampler/BaseMod
  • Artix FPGA, probably same as Kasli
  • Clocking same as Urukul, but add a PLL to generate the DAC sample clock
  • 2 EEM connectors
Clone this wiki locally