Skip to content

Commit 1f86c97

Browse files
committed
Fix rendering bug for empty add.comp. table
1 parent 09d5496 commit 1f86c97

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

src/wireviz/wv_bom.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -60,7 +60,7 @@ def get_additional_component_table(harness: "Harness", component: Union[Connecto
6060
if len(rows) > 0:
6161
tbl = pre + ''.join(rows) + post
6262
else:
63-
tbl = ''
63+
tbl = None
6464
return tbl
6565

6666
def get_additional_component_bom(component: Union[Connector, Cable]) -> List[BOMEntry]:

0 commit comments

Comments
 (0)