Initial support for Verilog output #2

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Open

udif wants to merge 1 commit into MicroTCA-Tech-Lab:master from udif:pr_verilog

udif commented Sep 29, 2020

code passes Verilator compilation without warnings, but not tested.


          Initial support for Verilog output

0802c26

code passes Verilator compilation without warnings, but not tested.

udif mentioned this pull request

Synthesizable RTL export SystemRDL/systemrdl-compiler#60

Closed

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet