Skip to content

🥼 Lab enhancing designs --- Enhance 2 system designs #236

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 7 commits into from
Mar 24, 2025
Merged

🥼 Lab enhancing designs --- Enhance 2 system designs #236

merged 7 commits into from
Mar 24, 2025

Conversation

@jameshughes89
Copy link
Owner

@jameshughes89 jameshughes89 commented Mar 24, 2025 •
edited
Loading

What

  1. Enhance the ESAP system design to include boolean operators and include them as instructions
  2. Add RAM to the lab design to have a 16 bit bus

Why

Learnin'

  1. This is good prep for the last assignment, and shows how things can be added to the design
  2. Shows an alternative design style, and also a fun way to get bigger busses

Testing

👍

twentylemon
twentylemon approved these changes Mar 24, 2025
View reviewed changes
jameshughes89 and others added 2 commits March 24, 2025 13:00
@jameshughes89 @twentylemon
Update site/labs/system-design/enhancing-designs.rst
d393cee 
Co-authored-by: Taras Mychaskiw <twentylemon@users.noreply.github.com>
@jameshughes89
Merge branch 'main' into lab-add_mul-create
0b2e53b
@jameshughes89 jameshughes89 merged commit 40ba29f into main Mar 24, 2025
3 checks passed
@jameshughes89 jameshughes89 deleted the lab-add_mul-create branch March 24, 2025 16:03
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@twentylemon twentylemon twentylemon approved these changes

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@jameshughes89 @twentylemon