Skip to content

driver: nandflash: Add debug output of timing parameters #175

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

driver: nandflash: Add debug output of timing parameters #175

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
17 changes: 15 additions & 2 deletions driver/nandflash.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -159,10 +159,12 @@ static unsigned int smc_timing_encode_ncycles(unsigned int ncycles)

void nandflash_smc_conf(unsigned int mode, unsigned int cs)
{
unsigned int ncycles, mck_ps, pulse;
unsigned int ncycles, mck_ns, mck_ps, pulse;
unsigned int nwe_setup, nwe_pulse, nwe_hold, nwe_cycle;
unsigned int nrd_hold, nrd_pulse, nrd_cycle, tdf;
mck_ps = (1000000000 / MASTER_CLOCK) * 1000;
mck_ns = (1000000000 / MASTER_CLOCK);
mck_ps = mck_ns * 1000;

/*
Set write pulse length
NWE_PULSE = tWP
Expand Down Expand Up @@ -220,6 +222,17 @@ void nandflash_smc_conf(unsigned int mode, unsigned int cs)
nrd_cycle = max(ncycles, nrd_cycle);

/* NCS_RD_PULSE = NRD_CYCLE */

/* debug output of parameters */
dbg_loud("NAND: mode: %u, cs: %u, mck_ps: %u (%u ns), tdf: %u (%u ns)\n",
mode, cs, mck_ps, mck_ns, tdf, tdf * mck_ns);
dbg_loud("NAND: NWE: setup: %u (%u ns), pulse: %u (%u ns), hold: %u (%u ns), cycle: %u (%u ns)\n",
nwe_setup, nwe_setup * mck_ns, nwe_pulse, nwe_pulse * mck_ns,
nwe_hold, nwe_hold * mck_ns, nwe_cycle, nwe_cycle * mck_ns);
dbg_loud("NAND: NRD: setup: %u (%u ns), pulse: %u (%u ns), hold: %u (%u ns), cycle: %u (%u ns)\n",
0, 0, nrd_pulse, nrd_pulse * mck_ns,
nrd_hold, nrd_hold * mck_ns, nrd_cycle, nrd_cycle * mck_ns);

#if defined(CONFIG_SAMA5D2) || defined(CONFIG_SAMA5D3) ||\
defined(CONFIG_SAMA5D4) || defined(CONFIG_SAMA7G5)
writel(AT91C_SMC_SETUP_NWE(nwe_setup), ATMEL_BASE_SMC + SMC_SETUP(cs));
Expand Down