Skip to content

Pull requests: llvm/circt

New pull request New
165 Open 6,308 Closed
165 Open 6,308 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[HW][AIG] Add InstancePath CAPI and use native structures for AIG longest path analysis
#8760 opened Jul 22, 2025 by uenoku Loading…
4
[Comb] Add comb.reverse operation with Verilog Export
#8758 opened Jul 21, 2025 by mafeguimaraes Loading…
[Comb] Fix more recursive mux folders
#8756 opened Jul 21, 2025 by TaoBi22 Loading…
1
3
Add check for casting bundle with elements in different directions
#8750 opened Jul 21, 2025 by unlsycn Loading…
[VerifToSMT] Lower verif.refines to SMT
#8749 opened Jul 20, 2025 by fzi-hielscher Loading…
[Support] Add NPN class for Boolean function canonicalization
#8747 opened Jul 20, 2025 by uenoku Loading…
15
[FIRRTL] Make enums behave less like aggregates FIRRTL Involving the `firrtl` dialect
#8742 opened Jul 19, 2025 by youngar Loading…
[FIRRTL] FlattenMemories: handle memories with enums FIRRTL Involving the `firrtl` dialect
#8741 opened Jul 19, 2025 by youngar • Draft
Inline input-only modules
#8739 opened Jul 18, 2025 by rwy7 • Draft
1
[Datapath] Create Datapath to Comb Pass
#8736 opened Jul 18, 2025 by cowardsa Loading…
12
[Seq] Add a pass to convert an array seq.firreg to seq.firmem
#8716 opened Jul 16, 2025 by prithayan Loading…
12
[hw] Add container op
#8704 opened Jul 14, 2025 by seldridge Loading…
2
Remove single state restriction on FSM to SV
#8665 opened Jul 8, 2025 by jpienaar Loading…
1
Allow Bound-in layers under inline layers FIRRTL Involving the `firrtl` dialect
#8642 opened Jul 2, 2025 by rwy7 • Draft
[FIRRTL][CreateSiFiveMetadata] Add memory read-under-write behavior to emitted metadata
#8604 opened Jun 26, 2025 by fzi-hielscher Loading…
20
[ImportVerilog][CAPI] Add interfaces to allow external use
#8563 opened Jun 13, 2025 by SpriteOvO • Draft
3
[ESI] Extend instead of override CMAKE_CXX_FLAGS
#8551 opened Jun 10, 2025 by mortbopet Loading…
6
[hw] Add hw.donttouch operation
#8547 opened Jun 9, 2025 by seldridge Loading…
13
[CMake] Allow Python discovery from virtual environment
#8520 opened May 30, 2025 by hamidelmaazouz Loading…
5
[SharedResourcesProblem] [Simplex Scheduler] Simplex scheduler deals with multiple resource constraints
#8480 opened May 13, 2025 by jiahanxie353 Loading…
3
[SCFToCalyx] Modify top-level function in place and propagate external memory allocations
#8446 opened Apr 25, 2025 by jiahanxie353 Loading…
[ci] Bump CI images
#8445 opened Apr 25, 2025 by seldridge Loading…
3
[ImportVerilog] Convert the unpacked array to a simple bit vector
#8392 opened Apr 4, 2025 by AnnuCode Loading…
2
When replacing a register with its reset value, attempt width coercion FIRRTL Involving the `firrtl` dialect
#8379 opened Apr 1, 2025 by rwy7 Loading…
[ImportVerilog]add support for String literal operations
#8309 opened Mar 10, 2025 by ChenXo0 • Draft
2
ProTip! Updated in the last three days: updated:>2025-07-19.