feat: add SystemVerilog backend generator#1054

AFOliveira wants to merge 2 commits intomainriscv-software-src/riscv-unified-db:mainfrom

AFOliveira/sverilogriscv-software-src/riscv-unified-db:AFOliveira/sverilogCopy head branch name to clipboard