Transistor-level design and transient simulation of a 4-bit Ripple Carry Adder using CMOS logic in Cadence Virtuoso (90 nm GPDK).
vlsi cadence-virtuoso cadence cmos analog-design ripple-carry-adder digital-vlsi transistor-level 90nm-technology spectre-simulation
-
Updated
Oct 24, 2025