A Single Cycle Risc-V 32 bit CPU
-
Updated
Feb 11, 2023 - SystemVerilog
#
single-cycle-processor
Here are 72 public repositories matching this topic...
Design and documentation for a very simple 4-bit processor named NibbleBuddy and its assembler.
assembly assembler verilog computer-architecture instruction-set-architecture computer-organization hardware-description-language processor-design single-cycle-processor
-
Updated
Dec 7, 2024 - Verilog
LEGv8 CPU implementation and some tools like a LEGv8 assembler
awk verilog pipeline-processor pipeline-cpu single-cycle hennessy patterson legv8-arm legv8 single-cycle-processor hennessy-and-patterson
-
Updated
Nov 28, 2020 - Verilog
Single Cycle 32 bit MIPS
-
Updated
Dec 24, 2022 - SystemVerilog
Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA
-
Updated
Apr 23, 2023 - SystemVerilog
Single Cycle CPU using the RV32I Base Instruction set
-
Updated
Jul 15, 2023 - Verilog
21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 single cycle processor. 2.RISC-V64 five-stage pipelined processor. -Project3: Virtual memory, TLB, cache, memory simulator. -Project4: Literature review on Computer Organization.
cpu virtual-memory tlb risc-v cpu-emulator computer-organization tlb-simulator riscv64 computer-organisation-architechure risc-v-assembly single-cycle-processor 5-stage-pipeline computer-organization-lab computer-organization-and-design
-
Updated
Apr 11, 2023 - Verilog
A RISC-V Single Cycle Processor which is done in verilog.
module verilog vivado computer-architecture risc-v 32-bit hardware-description-language riscv32 risc-architecture-processor single-cycle-processor testbench-generator-verilog
-
Updated
Jul 20, 2020 - Verilog
An FPGA-based single-cycle RISC-V processor (RV32I) implemented in SystemVerilog. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. This project is ideal for learning computer architecture, digital design, and RISC-V ISA implementation.
fpga vivado computer-architecture system-verilog risc-v cpu-architecture processor-design single-cycle-processor digital-design-and-computer-organization rv32i-processor
-
Updated
Jul 21, 2025 - SystemVerilog
Aleph is a single cycle processor that carries out one instruction in a single clock cycle
-
Updated
Aug 8, 2023 - Scala
A simplified MIPS machine simulator using SystemVerilog, developed with three different micro-architectures: single-cycle, multi-cycle and pipelined.
mips mips-architecture mips-simulator pipelined-processors single-cycle-processor multi-cycle-processor
-
Updated
Aug 31, 2020 - SystemVerilog
This project involves the creation of a single-cycle MIPS CPU design using Verilog. The single-cycle microarchitecture is characterized by executing an entire instruction in one clock cycle. The project delves into the intricacies of designing and implementing a simplified MIPS CPU, providing insights into its fundamental components.
-
Updated
Aug 14, 2023 - Verilog
Here we are implementing Risc-V single cycle microprocessor on Basys3 (Artix-7) .We are testing with Fibonaccie Series and showing on 7 segment display..
verilog microprocessor vivado fibonacci-numbers 7-segment risc-v fibonacci-sequence basys3 vivado-hls artix-7 basys3-fpga single-cycle-processor basys3-fpga-board
-
Updated
Dec 7, 2022 - Tcl
This repository contains the implementation of single cycle processor based on RISC-V ISA and implemented on "LOGISIM".
vhdl verilog microprocessor hardware-designs computer-architecture pipeline-processor rv32i single-cycle-processor 5-stage-pipeline 3-stagepipeline fetch-stage-pipeline
-
Updated
May 24, 2024 - Verilog
A 32-bit microprocessor with 42 instructions (including multiplication and division) and 8 X 32 registers and 2048 X 32 Ram with shared stack. An assembler is also available to write programs on the microprocessor using 8086-like assembly.
-
Updated
Feb 19, 2022 - Verilog
Single and Multi-cycle ARM processors implemented using VHDL
-
Updated
Jan 26, 2021 - VHDL
RISC-V 32IM - Dobby SOC
-
Updated
Jul 1, 2022 - Verilog
grape is a single cycle RISC-V [RV32I] processor synthesised using SystemVerilog. This project was done as a part of the RISC-V Architecture course(UE20EC302). This my first attempt in building a processor.
-
Updated
May 12, 2024 - SystemVerilog
This repository contains an implementation of a RV32I fetch pipeline microprocessor. The RV32I is a 32-bit RISC-V instruction set architecture, with the 'I' extension indicating the base integer instructions.
vhdl verilog hardware-designs gtkwave pipeline-processor system-verilog rv32i verilator verilog-codes risc-v-assembly single-cycle-processor muhammadtalhasami-github- rv32i-processor fetch-stage-pipeline risc-v-processor risc-v-pipeline verilog-code-examples system-verilog-codes risc-v-processor-images single-cycle-processor-gtkwave-image
-
Updated
Aug 10, 2024 - Verilog
Extended Version of COSE222 Lab
-
Updated
Feb 12, 2023 - SystemVerilog
Improve this page
Add a description, image, and links to the single-cycle-processor topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the single-cycle-processor topic, visit your repo's landing page and select "manage topics."